

FFW

Tracking #: 6112708 Week Date: 6-6-05

DOC CODE	DOC DATE	MISCELLANEOUS
<input type="checkbox"/> 1449	_____	<input type="checkbox"/> Continuing Data
<input type="checkbox"/> IDS	_____	<input type="checkbox"/> Foreign Priority
<input type="checkbox"/> CLM	_____	<input type="checkbox"/> Document Legibility
<input type="checkbox"/> IIFW	_____	<input type="checkbox"/> Fees
<input type="checkbox"/> SRFW	_____	<input type="checkbox"/> Other
<input checked="" type="checkbox"/> DRW	4-24-01	
<input type="checkbox"/> OATH	_____	
<input type="checkbox"/> 312	_____	
<input type="checkbox"/> SPEC	_____	

[RUSH] MESSAGE: ATTN: Chief Drafts person
Requesting New drawing sheets
for all FIGURES - line thru drawing

THANK YOU

[XRUSH] RESPONSE: Drawings corrected

INITIALS: CBR

NOTE: This form will be included as part of the official USPTO record, with the Response document coded as XRUSH.
REV 10/04




Fig 1. Non-tapered 3-input CMOS NAND gate




Fig 2. Tapered 3-input CMOS NAND gate




Fig 3. Non-tapered 2-input CMOS NOR gate





Fig 4. Tapered 2-input CMOS NOR gate

**Fig. 5. 3-input NAND Path Delay
vs. Taper Ratio**






Fig 6. Synthesis tapered algorithm